<<Previous

Next>>

Appendix A

Serin2/Serout2 Mode Examples

Baud Rate

Bit 15
(Output)

Bit 14
(Conversion)

Bit 13
(Parity)

Mode Number

 

300

Driven

True

None

3313

300

Driven

True

Even*

11505

300

Driven

Inverted

None

19697

300

Driven

Inverted

Even*

27889

300

Open

True

None

36081

300

Open

True

Even*

44273

300

Open

Inverted

None

52465

300

Open

Inverted

Even*

60657

 

600

Driven

True

None

1646

600

Driven

True

Even*

9838

600

Driven

Inverted

None

18030

600

Driven

Inverted

Even*

26222

600

Open

True

None

34414

600

Open

True

Even*

42606

600

Open

Inverted

None

50798

600

Open

Inverted

Even*

58990

 

1200

Driven

True

None

813

1200

Driven

True

Even*

9005

1200

Driven

Inverted

None

17197

1200

Driven

Inverted

Even*

25389

1200

Open

True

None

33581

1200

Open

True

Even*

41773

1200

Open

Inverted

None

49965

1200

Open

Inverted

Even*

58157

 

2400

Driven

True

None

396

2400

Driven

True

Even*

8588

2400

Driven

Inverted

None

16780

2400

Driven

Inverted

Even*

24972

2400

Open

True

None

33164

2400

Open

True

Even*

41356

2400

Open

Inverted

None

49548

2400

Open

Inverted

Even*

57740

 

4800

Driven

True

None

188

4800

Driven

True

Even*

8380

4800

Driven

Inverted

None

16572

4800

Driven

Inverted

Even*

24764

4800

Open

True

None

32956

4800

Open

True

Even*

41148

4800

Open

Inverted

None

49340

4800

Open

Inverted

Even*

57532

9600 baud may be unreliable with 4MHz clock

9600

Driven

True

None

84

9600

Driven

True

Even*

8276

9600

Driven

Inverted

None

16468

9600

Driven

Inverted

Even*

24660

9600

Open

True

None

32852

9600

Open

True

Even*

41044

9600

Open

Inverted

None

49236

9600

Open

Inverted

Even*

57428

baud rates below require 8MHz clock or faster

14400

Driven

True

None

49

14400

Driven

True

Even*

8241

14400

Driven

Inverted

None

16433

14400

Driven

Inverted

Even*

24625

14400

Open

True

None

32817

14400

Open

True

Even*

41009

14400

Open

Inverted

None

49201

14400

Open

Inverted

Even*

57393

baud rates below require 10MHz clock or faster

19200

Driven

True

None

32

19200

Driven

True

Even*

8224

19200

Driven

Inverted

None

16416

19200

Driven

Inverted

Even*

24608

19200

Open

True

None

32800

19200

Open

True

Even*

40992

19200

Open

Inverted

None

49184

19200

Open

Inverted

Even*

57376

baud rates below require 16MHz clock or faster

28800 Driven True None 15
28800 Driven True Even* 8207
28800 Driven Inverted None 16399
28800 Driven Inverted Even* 24591
28800 Open True None 32783
28800 Open True Even* 40975
28800 Open Inverted None 49167
28800 Open Inverted Even 57359
 
33600 Driven True None 10
33600 Driven True Even* 8202
33600 Driven Inverted None 16394
33600 Driven Inverted Even* 24586
33600 Open True None 32778
33600 Open True Even* 40970
33600 Open Inverted None 49162
33600 Open Inverted Even 57354
baud rates below require 20MHz clock or faster
38400 Driven True None 6
38400 Driven True Even* 8198
38400 Driven Inverted None 16390
38400 Driven Inverted Even* 24582
38400 Open True None 32774
38400 Open True Even* 40966
38400 Open Inverted None 49158
38400 Open Inverted Even 57350

*Parity is odd when DEFINE SER2_ODD 1 is used.

<<Previous

Next>>